Abstract-This paper presents a new high performance 1.2 V -0.18 µm CMOS differential voltage-to-frequency converter (dVFC). The proposed dVFC works properly over the whole differential input range providing an output frequency range of 0.0 -0.9 MHz with 0.015 % linearity error for a -40 to 120 ºC temperature range and a 30 % supply voltage variation. Power consumption is below 60 µW, which makes it suitable to be used in portable applications.
INTRODUCTION
Voltage-to-frequency converters (VFCs), also known as quasi-digital converters, have risen as a highly suitable alternative to the standard analog-to-digital conversion in embedded microcontroller measurement systems, such as wireless sensor networks (WSNs). This is because the quasidigital frequency signal offers high noise immunity and can straight interface the microcontroller, which next performs the final digitalization using its internal timers [1] .
Recently reported low-voltage low-power (LVLP) CMOS VFCs are mainly based on an input voltage-to-current converter (VIC) followed by a current-to-frequency converter (IFC) and they operate in single-input mode [2] [3] . However, for certain sensor conditioning applications, such as the widely used Wheatstone bridge, differential signal processing would be desirable. Previous approaches to design CMOS differential VCFs also employ a VIC followed by an IFC approach, being the input differential VIC based on a differential amplifier with voltage controlled gain [4] , an instrumentation amplifier [5] or a second generation current conveyor [6] . However, they present serious limitations in terms of input operating range, power consumption or important temperature dependence.
Therefore, the goal of this paper is the design of a novel CMOS differential VFC fulfilling the following major requirements to fit WSN applications: low-voltage, compatible with the single-cell batteries used in the WSN market; low-power, in order to optimize battery life; rail-torail operation, since taking advantage of the full V DD range results in enhanced resolution in the subsequent digitalization; the output levels have to be compatible with the µC logic levels and the output range must fit typical low-power µC clock frequencies (4 MHz). Finally, it is desirable that the VFC has temperature compensation and supply regulation to maintain constant sensitivity. Section II explains the proposed rail-to-rail temperature and supply independent differential VFC. Section III reports the main results obtained for a 1.2-V 0.18-µm CMOS implementation and conclusions are drawn in Section IV.
II. DIFFERENTIAL VOLTAGE-TO-FREQUENCY CONVERTER

A. Operation Principle
The proposed differential voltage-to-frequency converter ( Fig. 1) consists of a differential voltage-to-current converter (dVIC) followed by a bidirectional current integrator driven by a voltage window comparator (VWC) control circuit.
The input dVIC ( Fig. 2(a) 
B. Differential Voltage-to-Current Converter
The rail-to-rail dVIC is shown in Fig. 2 (a). OTA VF1 and OTA VF2 are feedback voltage attenuation OTAs [7] , which do not act as voltage followers but attenuate the input signal to keep transistors T 1 -T 1C and T 2 -T 2C in saturation over the complete input range, so that the output current mirroring does not restrict the V-I operating range. To achieve this, let's focus on OTA VF1 , whose complete scheme is shown in Fig. 2(b) . Between the main OTA 1 non-inverting input -at a voltage V in+ due to negative feedback-and node A, it is introduced a floating dynamic battery, implemented using a non-inverting amplifier stage formed by OTA aux1 -T A1 , an input resistor R 1 biased at V 1 and feedback resistor R 2 . By means of a straightforward analysis, the voltage at node A is
The voltage level V 1 is fixed to V CM and resistors are set to R 1 = R 2 , so that V A = V CM + (V d /4). Similarly, for OTA VF2 , again selecting the auxiliary voltage level V 2 = V CM and input and feedback resistors R 3 = R 4 , the voltage at node B is
This results in a fully symmetric structure, which maintains at nodes A and B the common mode voltage V CM while the differential voltage V d is halved. Therefore, the voltage across resistor R S is (V A -V B ) = (V d /2), and thus, the generated current is I d = V d /2R S .
As the input of both OTAs in OTA VF1 swing between V CM and V DD , they are made up using the simple NMOS input stage OTA shown in Fig. 3 . In the same way, as the input of both OTAs in OTA VF2 swing between GND and V CM , they are made up of a simple PMOS input stage OTA, formed by the counterpart of the structure shown in Fig. 3 . The resistor that realizes the voltage-to-current conversion, R S , is set to R S = 40 kΩ and R 1 = R 2 = R 3 = R 4 = 25 kΩ, as a trade-off between power and area consumptions.
All OTAs work in the subthreshold region over all the input range to reduce power consumption, and they have a compensation network (not shown) to avoid peaks in the closed-loop frequency response and underdamped oscillations.
C. Current Integrator and Control Circuit
The generated current I d is driven through transistors T 1 and T 2 , and replicated through transistors T 3 and T 4 with a scaling factor K:1, being K = 20/3, in order to optimize the power consumption. Cascode transistors are used in order to improve the current copy, but also because they work as the switching elements controlling the direction of the current: when transistor T 3C is on, T 4C is off and the current charges the capacitor; when transistor T 3C is off, T 4C is on, the current discharges the capacitor. For both the NMOS and PMOS cascodes the gate voltage is set to V REF = 0.6 V for simplicity. The integrating capacitor is set to C = 3.125 pF. 
I B
The voltage-window comparator (VWC), shown in Fig. 4(a) , is made up of two high-speed continuous-time simple differential pairs followed by inverters and a NAND-RS flip-flop. Transistors of the VWC employ minimal length to optimize speed. Comparison limits are set to V L = 0.4 V and V H = 0.8 V to keep transistors T 3 and T 4 working in the saturation region. In order to reduce the power consumption, the comparators of the VWC work alternately: a control terminal driven by S 2 controls the two switches M SH and M SL so that in the charge phase, as S 2 = '1' only the high comparator is active, while in the discharge phase S 2 = '0' where just the low comparator is working.
Therefore, taking into account the chosen values, the output frequency in equation (1) 
D. V DD and Temperature Dependence
In order to reduce the power supply sensitivity, a conventional beta-multiplier referenced self-biasing circuit, shown in Fig. 4(b) , is used to set I B = 0.5 µA [8] . Taking into account that all transistors work in subthreshold region, the current I B is given by
where n is the emission coefficient, V T is the thermal voltage (26 mV at room temperature) and α = 2 is the scaling factor between M 4 and M 5 .
Note that (5) is, in first order, power supply independent. With respect to temperature, I B presents a positive variation due to the thermal coefficient V T , which can be compensated if resistor R = 45.5 kΩ is implemented featuring this same positive variation. Thus, R is made up of a positive temperature coefficients P + nonsalicide diffusion (PND) resistor (TC 1 = 1.184x10 -3 ºC ) and R + with PND, being the resistor ratio R -/ R + = 9.
With V H and V L supply and temperature independent, the remaining temperature dependence of the circuit is mainly due to resistor R S . Therefore, it is implemented as the serial connection of two resistors R N and R P with opposite T-coefficients [9] . The combination that immunizes the output frequency against temperature variations is R N /R P = 1.5, being again R N a HRP layer and R P a PND resistor.
Note that R 1 , R 2 , R 3 and R 4 do not need to be temperature compensated neither have accurate specified values because as long as they are well matched their ratio will remain constant. Therefore they are implemented using a HRP layer to optimize area.
E. Sign Circuit
In order to assure the proper direction of the current, a sing circuit can be required. It is implemented by means of a railto-rail comparator and transistors acting as switches, as shown in Fig. 4(c) . The comparator is made up with an open-loop OTA equal to the one in Fig. 3 but with two complementary differential input amplifier stages in parallel to achieve rail-torail performance, followed by inverters. When V in1 > V in2 , V C = V DD ≡ '1' and V CN = GND ≡ '0', so that T 5 and T 7 are on and T 6 and T 8 are off; therefore, V in+ = V in1 , V in− = V in2 . Conversely, when V in1 < V in2 , V in+ = V in2 and V in− = V in1 .
III. SIMULATION RESULTS
The proposed VFC has been design in a low-cost 0.18 µm CMOS technology from UMC with a single supply of 1.2 V. Power consumption is below 60 µW. Fig. 5(a) equation (4); the gain or sensitivity error is the deviation in slope of the actual dVFC from the ideal one; and the main parameter, since it will define the maximum achievable number of bits in the frequency to code conversion, is the linearity error, which is calculated as the deviation of a straight line passing through the experimental VFC points. At room temperature and at a supply voltage of 1.2 V, the output varies linearly from 0.0 to 0.9 MHz with a maximum relative error of 2.8 %. The gain error is 1.8 % and the linearity error is 0.002 %.
Over all the (-40, 120 ºC) temperature range, the maximum relative error is 6.7 %, the maximum gain error is 5.6 % and the linearity error remains below 0.013 %. When the system is simulated for 30 % supply voltage variations (1.2 ± 0.2 V), the input range varies accordingly; however, the errors remain bounded: the maximum relative error is 10 %, the maximum gain error is 4.6 % and the linearity error remains below 0.010 %. In the worst case (V DD = 1V, T = -40 ºC) the linearity error remains below 0.015 %. The system has also been tested against V CM = 0.6 ± 0.3 V variations at the nominal V DD = 1.2 V supply voltage. The frequency remains nearly constant with a maximum variation of 0.4 % with respect to the frequency at V CM = 0.6 V.
IV. CONCLUSIONS
A simple compact 1.2-V 0.18-µm CMOS differential voltage-to-frequency converter has been presented showing improved characteristics over state-of-the art converters for low-power sensor interface electronics. To the best authors' knowledge, this is the only rail-to-rail dVFC with low temperature and supply sensitivity reported in the literature, featuring competitive performances with low-voltage lowpower. The sensitivity and start frequency can be easily changed by adjusting the K:1 scaling ratio and adding an offset current to I d , respectively. 
